

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	0.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/091,925	•	03/06/2002	Kazuto Nishimura	FUJY 19.478	7074	
26304	7590	06/30/2006		EXAMINER		
KATTEN	N MUCH	IIN ROSENMAN	WONG, WARNER			
575 MAD		· · - -	ART UNIT	PAPER NUMBER		
NEW YORK, NY 10022-2585				2616		
			DATE MAILED: 06/30/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/091,925	NISHIMURA ET AL.					
Office Action Summary	Examiner	Art Unit					
	Warner Wong	2616					
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING ID. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statuly any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO 136(a). In no event, however, may a reply be ti I will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDON	N. imely filed on the mailing date of this communication. ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 09 I	<u>May 2006</u> .						
2a)⊠ This action is FINAL . 2b)☐ Thi	This action is FINAL . 2b) This action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1,2,7-12 and 17-20</u> is/are pending in	the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1,2,7-12 and 17-20</u> is/are rejected.	⊠ Claim(s) <u>1,2,7-12 and 17-20</u> is/are rejected.						
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examin	ner.						
10)⊠ The drawing(s) filed on <u>06 March 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the E	Examiner. Note the attached Offic	e Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
12)⊠ Acknowledgment is made of a claim for foreig a)⊠ All b)□ Some * c)□ None of:	n priority under 35 U.S.C. § 119(a	a)-(d) or (f).					
1.⊠ Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
See the attached detailed Office action for a lis	st of the certified copies not receive	reu.					
Attachment(s)	_						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	4) Interview Summai Paper No(s)/Mail I						
Notice of Draitsperson's Patent Drawing Review (PTO-946) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0: Paper No(s)/Mail Date		Patent Application (PTO-152)					

DETAILED ACTION

The indicated allowability of claims 5 and 15 are withdrawn in view of the newly discovered reference(s) to the last Office Action. Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mekkittikul (2005/0249128) in view of Duffield (US 6,452,933).

Regarding claim 1, Mekkittikul describes:

a node (fig. 3, MPS switch #304) in a ring network system in which a plurality of insertion nodes are connected in loop through a ring transmission path (fig. 3, and where the packets are inserted into the ring transmission path), comprising:

a buffer unit having individual buffer memories at which arrived packets are inserted into said ring transmission path, and accumulating the packets in said individual memory buffer (fig. 3, where the node buffer comprising individual buffer memories 311-313 accumulating packets arrive to the node to be inserted to said transmission ring);

a read control unit reading the packets in a fair way on the basis of predetermined weights respectively from individual buffer memories (paragraphs 42-44, where the buffer controllers 314-316 is the read control unit, and the fair bandwidth allocation scheme evaluates on the basis of predetermined/allocated weights w[i]).

Mekkittikul fails to describe an every insertion-node oriented buffer unit.

Duffield describes an every insertion-node oriented buffer unit (fig. 2 & abstract, where each connection (insertion node) oriented buffers 20 accumulate the arrived packets).

a storage module stored with mappings between said insertion nodes and weight values different from each other as the predetermined weights that are proportional to the number of connections (col. 4, lines 13-15, where there is inherently a storage holding the mapping of different predetermined weights to the respective connection-oriented queues (insertion nodes), where the weights represents the portion (proportional to) the bandwidth (aggregate number of connections)).

It would have been obvious to one with ordinary skill of art at the time of invention by applicant to use an every insertion-node orient buffer and a storage module as per Duffield for the connection of Mekkittikul. The motivation for combining the teachings is that it preserves fair queuing's ability to minimize end delay bounds (Duffield, col. 3, lines 17-20).

Regarding claim 11, Mekkittikul describes a packet control method, comprising: a ring network system in which a plurality of insertion nodes are connected in loop through a ring transmission path (fig. 3).

individual memories at which arrived packets are inserted into said ring transmission path, and accumulating the packets in said storage areas (fig. 3, where the node buffer comprising individual buffer memories 311-313 accumulating packets arrive to the node to be inserted to said transmission ring);

Page 4

reading the packets in a fair way on the basis of predetermined weights respectively from said individual memories (paragraphs 42-44, where the buffer controllers 314-316 uses a fair bandwidth allocation scheme to evaluate transmission packet flows on the basis of predetermined/allocated weights w[i]).

Mekkittikul fails to describe:

storage areas are according to insertion nodes;

storing mappings between said insertion nodes and weight values different from each other as the predetermined weights that are proportional to the number of connections.

Duffield describes:

storage areas are according to insertion nodes (fig. 2 & abstract, where each buffer are connection (insertion node) oriented buffer 20).

storing mappings between said insertion nodes and weight values different from each other as the predetermined weights that are proportional to the number of connections (col. 4, lines 13-15, where there is inherently a storage holding the mapping of different predetermined weights to the respective connection-oriented queues (insertion nodes), where the weights represents the portion (proportional to) the bandwidth (aggregate number of connections)).

It would have been obvious to one with ordinary skill of art at the time of invention by applicant to use an every insertion-node orient buffer and a storage module as per Duffield for the connection of Mekkittikul. The motivation for combining the teachings is that it preserves fair queuing's ability to minimize end delay bounds (Duffield, col. 3, lines 17-20).

2. Claims 2-4, 6-7, 9-10 and 12-14, 16-17 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mekkittikul in view of Duffield as applied to claims 1 and 11 above respectively, and further in view of Kilkki (6,219,351).

Regarding claims 2 and 12, Mekkittikul and Duffield combined fail to explicitly describe:

an identifying unit identifying said insertion node at which the packets are inserted into said ring transmission path on the basis of specifying information contained in the packet;

an accumulation control unit (fig. 6, BMs) accumulating the packets in the corresponding every-buffer memory on the basis of a result of identifying said insertion node.

Kilkki describes:

an identifying unit identifying said insertion node at which the packets are inserted into said ring transmission path on the basis of specifying information contained in the packet (INW switch of fig. 6 and col. 5, lines 22-23, where the INW

switches/identifies packets destined for a particular output/insertion node on the basis of the routing tag).

an accumulation control unit (fig. 6, BMs) accumulating the packets in the corresponding buffer memory (fig. 6, OBF[1..n]) on the basis of a result of identifying said insertion node (fig. 6 and col. 5, lines 22-23, after INW switches/identifies the destination/output port of the packet).

It would have been obvious to one with ordinary skills in the art at the time of invention by applicant to deploy the buffering used by Kilkki into the combined node of Mekkittikul and Duffield.

The motivation being that "the switch must have buffering capacity to avoid the necessity of discarding cells in such a situation", (Kilkki, col. 2, lines 8-10).

Regarding claims 7 and 17, Mekkittikul, Duffield and Kilkki combined describe all limitations set forth in claims 2 and 12 respectively.

Mekkittikul further describes:

buffer memory of said every-insertion-node oriented buffer unit (Mekkittikul, fig. 3, #322-324 & #304) is physically segmented into a plurality of areas (Mekkittikul, paragraph 42, "Each of these computers 308-310 has a corresponding [separate] buffer 311-313);

said accumulation control unit (Mekkittikul's input to individual buffers 311-313) permits only the packet from said corresponding insertion node to be written to each of the segmented areas of the buffer memory (Mekkittikul, fig. 3, #322-#324 and

Application/Control Number: 10/091,925

Art Unit: 2616

paragraph 42, where only the personal computer/user may insert packets to the its corresponding buffer).

Regarding claims 9 and 19, Mekkittikul, Duffield and Kilkki combined describe all limitations set forth in claims 2 and 12 respectively.

Kilkki further describes: the identifying unit (switch) identifies said insertion node at which the packet is inserted into said ring transmission path on the basis of an insertion node number (routing tag) as the specifying information contained in the packet (col. 5, lines 22-23, where the switch identifies the destination by the routing tag of the cell.)

It would have been obvious to one with ordinary skills in the art at the time of invention by applicant to deploy the buffering used by Kilkki into the combined node/method of Mekkittikul and Duffield.

The motivation being that "the switch must have buffering capacity to avoid the necessity of discarding cells in such a situation", (Kilkki, col. 2, lines 8-10).

Regarding claims 10 and 20, Mekkittikul, Duffield and Kilkki combined describe all limitations set forth in claims 2 and 12 respectively.

Kilkki further describes: a storage module (fig. 6, table) stored with mapping between traffic identifiers of the packets (fig. 6, VPI/VCI) and the insertion node numbers (fig. 6, routing tags) and wherein said identifying unit (switch) identifying said insertion node at which the packet is inserted into said ring transmission path on the basis of the insertion node number corresponding to the traffic identifier, as the specifying information contained in the packet (col. 5, lines 22-23, where the switch

identifies the destination by the routing tag of the cell), which is obtained by referring to said storage module (col. 5, lines 18-21).

It would have been obvious to one with ordinary skills in the art at the time of invention by applicant to deploy the buffering used by Kilkki into the combined node of Mekkittikul and Duffield.

The motivation being that "the switch must have buffering capacity to avoid the necessity of discarding cells in such a situation", (Kilkki, col. 2, lines 8-10).

3. Claims 8 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mekkittikul in view of Duffield and Kilkki as applied to claims 2 and 12 above respectively, and further in view of Mansour (2003/0067931).

Mekkittikul. Duffield and Kilkki combined describe:

Individual buffer memories of said every-insertion-node oriented buffer unit (Mekkittikul, fig. 3, #322-324) are physically segmented into a plurality of areas (Mekkittikul, paragraph 42, "Each of these computers 308-310 has a corresponding [separate] buffer 311-313), and

said accumulation control unit writes the packet from said corresponding insertion node to each of the individual buffer memories (Mekkittikul, fig. 3, #322-#324 and paragraph 42, where only the personal computer/user may insert packets to the its corresponding buffer).

Mekkittikul, Duffield and Kilkki combined fail to explicitly describe:

individual buffer memories in which the shared storage areas is dynamically logically segmented.

Mansour explicitly describes:

individual buffer memories in which the shared storage areas is dynamically logically segmented (fig. 1, # memory and paragraph 4, "Once inside the memory, packets are organized into separate output queues, one queue for each output line").

It would have been obvious to one with ordinary skill in the art at the time of rejection by applicant to use a shared memory and logically segment it for storage areas instead of having physically separated storage areas.

The motivation for combining the teachings is that in using one physical shared memory the design may be more economical in design than in using a multiplicity of physical memory.

Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Mansfield (US 6,914,881) and Patrick (US 2005/0175014).
- 5. **THIS ACTION IS MADE FINAL.** The examiner noted that claims 1 and 11 have been amended in a way exceeding the inclusion of the features of claims 5 and 15, thus prompting a Final Office Action.

Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Warner Wong whose telephone number is 571-272-8197. The examiner can normally be reached on 6:30AM - 3:00PM, M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Warner Wong Examiner Art Unit 2616

VRICKY QYNGO SUPERVISORY PATENT EXAMINER

WW